riscv: add Andes SoC family Kconfig support

Browse source

The first SoC in the Andes series is QiLai. It includes a high-performance
quad-core RISC-V AX45MP cluster and one NX27V vector processor.

For further information, refer to [1].

[1] https://www.andestech.com/en/products-solutions/andeshape-platforms/qilai-chip/

Signed-off-by: Ben Zong-You Xie <ben717@andestech.com>
Link: https://lore.kernel.org/r/20250711133025.2192404-2-ben717@andestech.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>

...

This commit is contained in:

Ben Zong-You Xie 2025-07-11 21:30:17 +08:00 • committed by Arnd Bergmann

parent 86731a2a65

commit 00dba19aa0

No known key found for this signature in database

GPG key ID: 9A6C79EFE60018D9

1 changed files with 7 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

7

arch/riscv/Kconfig.socs

View file