MIPS: PowerTV: Fix support for timer interrupts with > 64 external IRQs

Browse source

The MIPS processor is limited to 64 external interrupt sources. Using a
greater number without IRQ sharing requires reading platform-specific
registers. On such platforms, reading the IntCtl register to determine
which interrupt corresponds to a timer interrupt will not work.

On MIPSR2 systems there is a solution - the TI bit in the Cause register,
specifically indicates that a timer interrupt has occured. This patch uses
that bit to detect interrupts for MIPSR2 processors, which may be expected
to work regardless of how the timer interrupt may be routed in the hardware.

Signed-off-by: David VomLehn (dvomlehn@cisco.com)
To: linux-mips@linux-mips.org
Patchwork: http://patchwork.linux-mips.org/patch/804/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>

...

This commit is contained in:

David VomLehn 2009-12-21 17:49:22 -08:00 • committed by Ralf Baechle

parent 59dfa2fcae

commit 010c108d7a

4 changed files with 18 additions and 3 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

1

arch/mips/include/asm/irq.h

View file

12

arch/mips/include/asm/mipsregs.h

View file

2

arch/mips/kernel/cevt-r4k.c

View file

6

arch/mips/kernel/traps.c

View file