drm/radeon: set PIPE_CONFIG for 1D and linear tiling modes on CIK

Browse source

This fixes fast color clear with 1D-tiled single-sample surfaces
and Hyper-Z corruption with 1D-tiled depth surfaces.

Even though it seems it is not needed for 1D tiling, CMASK and HTILE are
always 2D-tiled, thus the hw needs to know the actual pipe configuration
for CMASK and HTILE addressing no matter what the tiling mode of the surface
is.

Signed-off-by: Marek Olšák <marek.olsak@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Christian König <christian.koenig@amd.com>

...

This commit is contained in:

Marek Olšák 2014-03-22 16:20:43 +01:00 • committed by Christian König

parent ab8f1a2a0a

commit 020ff54676

2 changed files with 26 additions and 4 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

27

drivers/gpu/drm/radeon/cik.c

View file

3

drivers/gpu/drm/radeon/radeon_drv.c

View file