spi: meson-spicc: set SPI clock flag CLK_SET_RATE_PARENT

Browse source

Add SPI clock flag CLK_SET_RATE_PARENT for using pclk as parent clock.
This gives SPI more flexibility in frequency selection.

Signed-off-by: Xianwei Zhao <xianwei.zhao@amlogic.com>
Signed-off-by: Sunny Luo <sunny.luo@amlogic.com>
Link: https://lore.kernel.org/r/20240524-spi_pclk_setparent-v1-1-99e0ce70b66f@amlogic.com
Signed-off-by: Mark Brown <broonie@kernel.org>

...

This commit is contained in:

Xianwei Zhao 2024-05-24 14:35:09 +08:00 • committed by Mark Brown

parent d4ea1d504d

commit 022bd9c520

No known key found for this signature in database

GPG key ID: 24D68B725D5487D0

1 changed files with 10 additions and 6 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

16

drivers/spi/spi-meson-spicc.c

View file