dt-bindings: riscv: add Zve32[xf] Zve64[xfd] ISA extension description

Browse source

Add description for Zve32x Zve32f Zve64x Zve64f Zve64d ISA extensions.

Signed-off-by: Andy Chiu <andy.chiu@sifive.com>
Acked-by: Conor Dooley <conor.dooley@microchip.com>
Link: https://lore.kernel.org/r/20240510-zve-detection-v5-4-0711bdd26c12@sifive.com
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>

...

This commit is contained in:

Andy Chiu 2024-05-10 00:26:54 +08:00 • committed by Palmer Dabbelt

parent 98a5700dfa

commit 037df2966a

No known key found for this signature in database

GPG key ID: 2E1319F35FBB1889

1 changed files with 30 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

30

Documentation/devicetree/bindings/riscv/extensions.yaml

View file