irqchip/gic-v3-its: Fix access width for gicr_syncr

Browse source

GICR_SYNCR is a 32bit register, so it is better to access it with
32bit access width, though we have not seen any real problem.

Signed-off-by: Heyi Guo <guoheyi@huawei.com>
Signed-off-by: Marc Zyngier <maz@kernel.org>
Link: https://lore.kernel.org/r/20200225090023.28020-1-guoheyi@huawei.com

...

This commit is contained in:

Heyi Guo 2020-02-25 17:00:23 +08:00 • committed by Marc Zyngier

parent 47beed513a

commit 04d80dbe85

1 changed files with 1 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

drivers/irqchip/irq-gic-v3-its.c

View file