clk: sunxi-ng: Add sigma-delta modulation support

Browse source

Sigma-delta modulation is supported for some PLLs. This allows
fractional-N multipliers to be used. In reality we don't know
how to configure the individual settings for it. However we can
copy existing settings from the vendor kernel to support clock
rates that cannot be generated from integer factors, but are
really desired. The vendor kernel only uses this for the audio
PLL clock, and only on the latest chips.

This patch adds a new class of clocks, along with helper functions.
It is intended to be merged into N-M-factor style clocks as a
feature, much like fractional clocks.

Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>

...

This commit is contained in:

Chen-Yu Tsai 2017-10-12 16:36:59 +08:00 • committed by Maxime Ripard

parent 4cdbc40d64

commit 05d2eaac96

4 changed files with 240 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

1

drivers/clk/sunxi-ng/Makefile

View file

1

drivers/clk/sunxi-ng/ccu_common.h

View file

158

drivers/clk/sunxi-ng/ccu_sdm.c

View file

80

drivers/clk/sunxi-ng/ccu_sdm.h

View file