riscv: dts: microchip: add the mpfs' system controller qspi & associated flash

Browse source

The system controller's flash can be accessed via an MSS-exposed QSPI
controller sitting, which sits between the mailbox's control & data
registers. On Icicle, it has an MT25QL01GBBB8ESF connected to it.

The system controller and MSS both have separate QSPI controllers, both
of which can access the flash, although the system controller takes
priority.
Unfortunately, on engineering sample silicon, such as that on Icicle
kits, the MSS' QSPI controller cannot write to the flash due to a bug.
As a workaround, a QSPI controller can be implemented in the FPGA
fabric and the IO routing modified to connect it to the flash in place
of the "hard" controller in the MSS.

Signed-off-by: Conor Dooley <conor.dooley@microchip.com>

...

This commit is contained in:

Conor Dooley 2023-10-20 14:18:44 +01:00

parent 637cb4b61b

commit 0678df8271

2 changed files with 38 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

21

arch/riscv/boot/dts/microchip/mpfs-icicle-kit.dts

View file

17

arch/riscv/boot/dts/microchip/mpfs.dtsi

View file