drm/msm/dsi: move min/max PLL rate to phy config

Browse source

Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Reviewed-by: Abhinav Kumar <abhinavk@codeaurora.org>
Tested-by: Stephen Boyd <swboyd@chromium.org> # on sc7180 lazor
Link: https://lore.kernel.org/r/20210331105735.3690009-9-dmitry.baryshkov@linaro.org
Signed-off-by: Rob Clark <robdclark@chromium.org>

...

This commit is contained in:

Dmitry Baryshkov 2021-03-31 13:57:19 +03:00 • committed by Rob Clark

parent 80d2229bf0

commit 076437c9e3

8 changed files with 27 additions and 23 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

3

drivers/gpu/drm/msm/dsi/phy/dsi_phy.h

View file

6

drivers/gpu/drm/msm/dsi/phy/dsi_phy_10nm.c

View file

6

drivers/gpu/drm/msm/dsi/phy/dsi_phy_14nm.c

View file

8

drivers/gpu/drm/msm/dsi/phy/dsi_phy_28nm.c

View file

4

drivers/gpu/drm/msm/dsi/phy/dsi_phy_28nm_8960.c

View file

12

drivers/gpu/drm/msm/dsi/phy/dsi_phy_7nm.c

View file

8

drivers/gpu/drm/msm/dsi/phy/dsi_pll.c

View file

3

drivers/gpu/drm/msm/dsi/phy/dsi_pll.h

View file