soc: fsl: qe: Iterate over all pending interrupts in cascade handler

Browse source

Instead of only servicing a single interrupt, the chained handler can
handle all IRQs that have their bit set in the event register.
This avoid multiple parent IRQ handler being serviced if more than one
interrupt are pending on the QE PIC.

Remove unused code.

Signed-off-by: Paul Louvel <paul.louvel@bootlin.com>
Reviewed-by: Christophe Leroy (CS GROUP) <chleroy@kernel.org>
Link: https://lore.kernel.org/r/20260708-qe-pic-gpios-v2-6-1972044cfbd1@bootlin.com
Signed-off-by: Christophe Leroy (CS GROUP) <chleroy@kernel.org>

...

This commit is contained in:

Paul Louvel 2026-07-08 12:15:19 +02:00 • committed by Christophe Leroy (CS GROUP)

parent 9727108464

commit 0887d5f68c

1 changed files with 5 additions and 12 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

17

drivers/soc/fsl/qe/qe_ports_ic.c

View file