irqchip/gic-v4.1: Reduce the delay when polling GICR_VPENDBASER.Dirty

Browse source

The 10us delay of the poll on the GICR_VPENDBASER.Dirty bit is too
high, which might greatly affect the total scheduling latency of a
vCPU in our measurement. So we reduce it to 1 to lessen the impact.

Signed-off-by: Shenming Lu <lushenming@huawei.com>
Signed-off-by: Marc Zyngier <maz@kernel.org>
Link: https://lore.kernel.org/r/20201128141857.983-2-lushenming@huawei.com

...

This commit is contained in:

Shenming Lu 2020-11-28 22:18:56 +08:00 • committed by Marc Zyngier

parent 3841245e84

commit 0b39498230

1 changed files with 1 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

drivers/irqchip/irq-gic-v3-its.c

View file