drm/i915: Carve up struct intel_dpll_hw_state

Browse source

struct intel_dpll_hw_state has a spot for all possible
PLL registers across all platforms (well, apart from
cx0/snps). This makes it rather confusing when trying to
figure out which members belong to which platform(s).

Split the struct up into five different platform specific
sub-structures. For now this will actually increase the size
a little bit as we have to duplicate a few members from
skl to icl, but that will be remedied soon when we turn
the thing into a union.

Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20240412182703.19916-17-ville.syrjala@linux.intel.com
Reviewed-by: Jani Nikula <jani.nikula@intel.com>

...

This commit is contained in:

Ville Syrjälä 2024-04-12 21:27:01 +03:00

parent e8ba9204db

commit 0bfdd6da01

6 changed files with 160 additions and 95 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

4

drivers/gpu/drm/i915/display/intel_display.c

View file

31

drivers/gpu/drm/i915/display/intel_dpll.c

View file

2

drivers/gpu/drm/i915/display/intel_dpll.h

View file

183

drivers/gpu/drm/i915/display/intel_dpll_mgr.c

View file

33

drivers/gpu/drm/i915/display/intel_dpll_mgr.h

View file

2

drivers/gpu/drm/i915/display/intel_pch_display.c

View file