drm/tegra: dc: rgb: Allow changing PLLD rate on Tegra30+

Browse source

Asus Transformer TF700T is a Tegra30 tablet device which uses RGB->DSI
bridge that requires a precise clock rate in order to operate properly.
Tegra30 has a dedicated PLL for each display controller, hence the PLL
rate can be changed freely. Allow PLL rate changes on Tegra30+ for RGB
output. Configure the clock rate before display controller is enabled
since DC itself may be running off this PLL and it's not okay to change
the rate of the active PLL that doesn't support dynamic frequency
switching since hardware will hang.

Tested-by: Maxim Schwalm <maxim.schwalm@gmail.com> #TF700T
Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>

...

This commit is contained in:

Dmitry Osipenko 2021-09-30 01:28:05 +03:00 • committed by Thierry Reding

parent 0f52fc3fc9

commit 0c921b6d4b

3 changed files with 65 additions and 12 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

27

drivers/gpu/drm/tegra/dc.c

View file

1

drivers/gpu/drm/tegra/dc.h

View file

49

drivers/gpu/drm/tegra/rgb.c

View file