clk: tegra: pll: Add logic for SS

Browse source

Add some logic for Spread Spectrum control. It is used in conjuncture
with SDM fractional dividers. SSC has to be disabled when we configure
the divider settings.

Signed-off-by: Bill Huang <bilhuang@nvidia.com>
Signed-off-by: Rhyland Klein <rklein@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>

...

This commit is contained in:

Bill Huang 2015-06-18 17:28:33 -04:00 • committed by Thierry Reding

parent 17e9273a9e

commit 0ef9db6cf2

2 changed files with 28 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

25

drivers/clk/tegra/clk-pll.c

View file

4

drivers/clk/tegra/clk.h

View file