PCI/ASPM: Add L1 substate capability structure register definitions

Browse source

Add L1 substate capability structure register definitions for use in
subsequent patches.  See the PCIe r3.1 spec, sec 7.33.

[bhelgaas: add PCIe spec reference]
Signed-off-by: Rajat Jain <rajatja@google.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>

...

This commit is contained in:

Rajat Jain 2017-01-02 22:34:10 -08:00 • committed by Bjorn Helgaas

parent 7ce7d89f48

commit 0fc1223f0e

1 changed files with 16 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

16

include/uapi/linux/pci_regs.h

View file