ARM: dts: socfpga: fix register entry for timer3 on Arria10

Browse source

Fixes the register address for the timer3 entry on Arria10.

Fixes: 475dc86d08 ("arm: dts: socfpga: Add a base DTSI for Altera's Arria10 SOC")
Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>

...

This commit is contained in:

Dinh Nguyen 2020-07-31 10:26:40 -05:00

parent 9123e3a74e

commit 0ff5a4812b

1 changed files with 1 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

arch/arm/boot/dts/socfpga_arria10.dtsi

View file