perf_counter: powerpc: Implement generalized cache events for POWER processors

Browse source

This adds tables of event codes for the generalized cache events for
all the currently supported powerpc processors: POWER{4,5,5+,6,7} and
PPC970*, plus powerpc-specific code to use these tables when a
generalized cache event is requested.

Signed-off-by: Paul Mackerras <paulus@samba.org>
Cc: Peter Zijlstra <a.p.zijlstra@chello.nl>
LKML-Reference: <18992.36430.933526.742969@drongo.ozlabs.ibm.com>
Signed-off-by: Ingo Molnar <mingo@elte.hu>

...

This commit is contained in:

Paul Mackerras 2009-06-11 14:55:42 +10:00 • committed by Ingo Molnar

parent 4da52960fd

commit 106b506c3a

8 changed files with 294 additions and 6 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

3

arch/powerpc/include/asm/perf_counter.h

View file

42

arch/powerpc/kernel/perf_counter.c

View file

41

arch/powerpc/kernel/power4-pmu.c

View file

45

arch/powerpc/kernel/power5+-pmu.c

View file

41

arch/powerpc/kernel/power5-pmu.c

View file

46

arch/powerpc/kernel/power6-pmu.c

View file

41

arch/powerpc/kernel/power7-pmu.c

View file

41

arch/powerpc/kernel/ppc970-pmu.c

View file