Amlogic clock updates for v5.16

* Update video path realted clocks for meson8
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEE9OFZrhjz9W1fG7cb5vwPHDfy2oUFAmFtXPsACgkQ5vwPHDfy
 2oVhsQ/+NsgslSzFF67IDK8l9VX8nn7gLS6cu2MrvKxl45fAds8N++nHtCnYldSE
 1Io3sxEnjSZok3bOypJ1ZtcTtl1QdVVEe042l3rs7etGOi8mxFDlcGDnUlIgwgmE
 VlTXLEeolw/y2jBz/2KeNrrq170tHSCGqXChiG58cTH7CgK/ZSY1nIRrRtRR6Z0Q
 i0JdPONwXc9iGDBCMrGGhQIgobyfRYx7iQvAhLwl62gpLjCuqFjuUzjkQo4BhUi4
 FwRWD1evH272FdijYa9s9Wdu6UeT2zen5aQwDxbcItj7H6BxjRVZomSpND7ylH0N
 Faidyd/mU1P4ZWqrEh9n2p9qKn0lA1tVDralv3tucubhgxQlT/3TvQ+1LSnVme2n
 Vymm+HTpJF22CZ0R7/TjJ5UV3JRlDu7+giR/AJg2UQ4G9NGea9ATp8+Mcy5Pe86k
 qX4Wcde16tiXc7Pnr4i8RdRWYLCNOArUNCeEYzjq6eKLko52rISxrenz1/aa1r9k
 VCLWceu6b8ru3n8Ms2QR05X0YBaUdIz3Bey4vg1XcSHcYAP6x1yLQjVOKGcSSed8
 2o/HEOtDvAk5nZPqkzqptLhjDtTW2e7XA+ODihabV41xE9o99DNgRAUy/bCn/1UP
 6KRdLaQ2gg74nxl+7pe84otX/DK5J2C0iMstR7hDXf81WZchrIk=
 =kzH8
 -----END PGP SIGNATURE-----

Merge tag 'clk-meson-v5.16-1' of https://github.com/BayLibre/clk-meson into clk-amlogic

Pull Amlogic clock driver updates from Jerome Brunet:

 - Update video path realted clocks for meson8

* tag 'clk-meson-v5.16-1' of https://github.com/BayLibre/clk-meson:
  clk: meson: meson8b: Make the video clock trees mutable
  clk: meson: meson8b: Initialize the HDMI PLL registers
  clk: meson: meson8b: Add the HDMI PLL M/N parameters
  clk: meson: meson8b: Add the vid_pll_lvds_en gate clock
  clk: meson: meson8b: Use CLK_SET_RATE_NO_REPARENT for vclk{,2}_in_sel
  clk: meson: meson8b: Export the video clocks
This commit is contained in:
Stephen Boyd 2021-10-26 12:44:32 -07:00
commit 151a994fad
3 changed files with 143 additions and 56 deletions