drm/i915: Test coherency of and barriers between cache domains

Browse source

Write into an object using WB, WC, GTT, and GPU paths and make sure that
our internal API is sufficient to ensure coherent reads and writes.

v2: Avoid invalid free upon allocation error

Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Reviewed-by: Matthew Auld <matthew.auld@intel.com>
Link: http://patchwork.freedesktop.org/patch/msgid/20170213171558.20942-21-chris@chris-wilson.co.uk

...

This commit is contained in:

Chris Wilson 2017-02-13 17:15:32 +00:00

parent 3d81d589d6

commit 170594502c

4 changed files with 388 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

1

drivers/gpu/drm/i915/i915_gem.c

View file

2

drivers/gpu/drm/i915/i915_selftest.h

View file

384

drivers/gpu/drm/i915/selftests/i915_gem_coherency.c

View file

1

drivers/gpu/drm/i915/selftests/i915_live_selftests.h

View file