x86: remove extra barriers from load_gs_base()

Browse source

Impact: optimization

mb() generates an mfence instruction, which is not needed here.  Only
a compiler barrier is needed, and that is handled by the memory clobber
in the wrmsrl function.

Signed-off-by: Brian Gerst <brgerst@gmail.com>
Signed-off-by: Tejun Heo <tj@kernel.org>

...

This commit is contained in:

Brian Gerst 2009-01-27 12:56:48 +09:00 • committed by Tejun Heo

parent b2d2f4312b

commit 1825b8edc2

1 changed files with 0 additions and 3 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

3

arch/x86/include/asm/processor.h

View file