drm/i915: Calculate PSR register offsets from base + gen

Browse source

Future generations will be changing these registers (thanks to design
for giving us an early heads up). To help abstract, create the
definition of the base of the register block, and define all registers
relative to that.

Design has promised to not change the offsets relative to the base.

v2: Also change IS_HASWELL checks to HAS_PSR

CC: Rodrigo Vivi <rodrigo.vivi@gmail.com>
CC: Intel GFX <intel-gfx@lists.freedesktop.org>
Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
Reviewed-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>

...

This commit is contained in:

Ben Widawsky 2013-09-20 09:35:30 -07:00 • committed by Daniel Vetter

parent 50003939b5

commit 18b5992c37

4 changed files with 28 additions and 24 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

9

drivers/gpu/drm/i915/i915_debugfs.c

View file

1

drivers/gpu/drm/i915/i915_drv.h

View file

21

drivers/gpu/drm/i915/i915_reg.h

View file

21

drivers/gpu/drm/i915/intel_dp.c

View file