mtd: spi-nor: Avoid setting SRWD bit in SR if WP# signal not connected

Browse source

Setting the status register write disable (SRWD) bit in the status
register (SR) with WP# signal of the flash left floating or wrongly tied to
GND (that includes internal pull-downs), will configure the SR permanently
as read-only. If WP# signal is left floating or wrongly tied to GND, avoid
setting SRWD bit while writing the SR during flash protection.

Signed-off-by: Amit Kumar Mahapatra <amit.kumar-mahapatra@amd.com>
Reviewed-by: Michael Walle <michael@walle.cc>
Link: https://lore.kernel.org/r/20230630142233.63585-3-amit.kumar-mahapatra@amd.com
Signed-off-by: Tudor Ambarus <tudor.ambarus@linaro.org>

...

This commit is contained in:

Amit Kumar Mahapatra 2023-06-30 19:52:33 +05:30 • committed by Tudor Ambarus

parent cfc2928cb2

commit 18d7d01a0a

No known key found for this signature in database

GPG key ID: 4B554F47A58D14E9

4 changed files with 12 additions and 2 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

3

drivers/mtd/spi-nor/core.c

View file

1

drivers/mtd/spi-nor/core.h

View file

1

drivers/mtd/spi-nor/debugfs.c

View file

9

drivers/mtd/spi-nor/swp.c

View file