cxl/port: Record parent dport when adding ports

Browse source

At the time that cxl_port instances are being created, cache the dport
from the parent port that points to this new child port. This will be
useful for region provisioning when walking the tree to calculate
decoder targets, and saves rewalking the dport list after the fact to
build this information.

Reviewed-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
Link: https://lore.kernel.org/r/20220624041950.559155-1-dan.j.williams@intel.com
Signed-off-by: Dan Williams <dan.j.williams@intel.com>

...

This commit is contained in:

Dan Williams 2022-05-27 10:57:01 -07:00

parent de516b4011

commit 1b58b4cac6

4 changed files with 27 additions and 20 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

3

drivers/cxl/acpi.c

View file

27

drivers/cxl/core/port.c

View file

7

drivers/cxl/cxl.h

View file

10

drivers/cxl/mem.c

View file