dt-bindings: Add common bindings for ARM and RISC-V idle states

Browse source

The RISC-V CPU idle states will be described in under the
/cpus/idle-states DT node in the same way as ARM CPU idle
states.

This patch adds common bindings documentation for both ARM
and RISC-V idle states.

Signed-off-by: Anup Patel <anup.patel@wdc.com>
Signed-off-by: Anup Patel <apatel@ventanamicro.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Reviewed-by: Guo Ren <guoren@kernel.org>
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>

...

This commit is contained in:

Anup Patel 2022-02-10 11:19:46 +05:30 • committed by Palmer Dabbelt

parent 6abf32f1d9

commit 1bd524f7e8

No known key found for this signature in database

GPG key ID: 2E1319F35FBB1889

5 changed files with 863 additions and 663 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

Documentation/devicetree/bindings/arm/msm/qcom,idle-state.txt

View file

2

Documentation/devicetree/bindings/arm/psci.yaml

View file

228

Documentation/devicetree/bindings/arm/idle-states.yaml → Documentation/devicetree/bindings/cpu/idle-states.yaml

View file

6

Documentation/devicetree/bindings/riscv/cpus.yaml

View file