clk: meson: add mpll support

Browse source

MPLLs are adjustable rate clocks derived from PLLs. On both Meson8b and
GXBB they appear to be only derived from fixed_pll.

Add support for these clock types so that they can be added to their
respective drivers.

Tested-by: Kevin Hilman <khilman@baylibre.com>
Signed-off-by: Michael Turquette <mturquette@baylibre.com>

...

This commit is contained in:

Michael Turquette 2016-06-06 23:16:17 -07:00

parent 73de5c8bcf

commit 1c50da4f27

3 changed files with 105 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

drivers/clk/meson/Makefile

View file

94

drivers/clk/meson/clk-mpll.c

View file

10

drivers/clk/meson/clkc.h

View file