spi: xilinx: add force_irq for QSPI mode

Browse source

Xilinx PG158 page 80 [1] states that master transaction inhibit bit must
be set to properly setup the transaction in QSPI mode. Add the force_irq
flag to follow this sequence.

[1] https://docs.xilinx.com/r/en-US/pg153-axi-quad-spi/Dual/Quad-SPI-Mode-Transactions

Signed-off-by: Vadim Fedorenko <vadfed@meta.com>
Link: https://lore.kernel.org/r/20230214135928.1253205-1-vadfed@meta.com
Signed-off-by: Mark Brown <broonie@kernel.org>

...

This commit is contained in:

Vadim Fedorenko 2023-02-14 05:59:28 -08:00 • committed by Mark Brown

parent e976222544

commit 1dd46599f8

No known key found for this signature in database

GPG key ID: 24D68B725D5487D0

2 changed files with 8 additions and 2 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

9

drivers/spi/spi-xilinx.c

View file

1

include/linux/spi/xilinx_spi.h

View file