drm/xe/pf: Add TLB invalidation support for MERT

Browse source

Add support for triggering and handling MERT TLB invalidation. After
LMTT updates, the MERT TLB invalidation is initiated to ensure memory
translations remain coherent.

Completion of the invalidation is signaled via MERT interrupt (bit 13 in
the GFX master interrupt register). Detect and handle this interrupt to
properly synchronize the invalidation flow.

Signed-off-by: Lukasz Laguna <lukasz.laguna@intel.com>
Reviewed-by: Piotr Piórkowski <piotr.piorkowski@intel.com>
Signed-off-by: Michal Wajdeczko <michal.wajdeczko@intel.com>
Link: https://patch.msgid.link/20251124190237.20503-4-lukasz.laguna@intel.com

...

This commit is contained in:

Lukasz Laguna 2025-11-24 20:02:36 +01:00 • committed by Michal Wajdeczko

parent 0e72241a53

commit 1fc3096015

9 changed files with 131 additions and 2 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

1

drivers/gpu/drm/xe/Makefile

View file

1

drivers/gpu/drm/xe/regs/xe_irq_regs.h

View file

3

drivers/gpu/drm/xe/regs/xe_mert_regs.h

View file

4

drivers/gpu/drm/xe/xe_device_types.h

View file

2

drivers/gpu/drm/xe/xe_irq.c

View file

15

drivers/gpu/drm/xe/xe_lmtt.c

View file

71

drivers/gpu/drm/xe/xe_mert.c

View file

32

drivers/gpu/drm/xe/xe_mert.h

View file

4

drivers/gpu/drm/xe/xe_sriov_pf.c

View file