dt-bindings: memory: tegra20: emc: Correct registers range in example

Browse source

There is superfluous zero in the registers base address and registers
size should be twice bigger.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Acked-by: Rob Herring <robh@kernel.org>
Acked-by: Thierry Reding <treding@nvidia.com>
Link: https://lore.kernel.org/r/20201104164923.21238-5-digetx@gmail.com
Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>

...

This commit is contained in:

Dmitry Osipenko 2020-11-04 19:48:40 +03:00 • committed by Krzysztof Kozlowski

parent 65abc8ef57

commit 21d3cdd039

1 changed files with 1 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

Documentation/devicetree/bindings/memory-controllers/nvidia,tegra20-emc.txt

View file