clk: thead: th1520-ap: Support setting PLL rates

Browse source

TH1520 ships several PLLs that could operate in either integer or
fractional mode. However, the TRM only lists a few configuration whose
stability is considered guaranteed.

Add a table-lookup rate determination logic to support PLL rate setting,
and fill up frequency-configuration tables for AP-subsystem PLLs.

Reviewed-by: Drew Fustini <fustini@kernel.org>
Signed-off-by: Yao Zi <ziyao@disroot.org>
Signed-off-by: Drew Fustini <fustini@kernel.org>

...

This commit is contained in:

Yao Zi 2025-11-20 13:14:13 +00:00 • committed by Drew Fustini

parent b436f8a82a

commit 238cc6316a

1 changed files with 142 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

142

drivers/clk/thead/clk-th1520-ap.c

View file