clk: rockchip: add a dummy clock for the watchdog pclk on rk3399

Browse source

Like rk3288, the pclk supplying the watchdog is controlled via the
SGRF register area. Additionally the SGRF isn't even writable in
every boot mode.

But still the clock control is available and in the future someone
might want to use it. Therefore define a simple clock for the time
being so that the watchdog driver can read its rate.

Signed-off-by: Xing Zheng <zhengxing@rock-chips.com>
Reviewed-by: Stephen Barber <smbarber@chromium.org>
Signed-off-by: Heiko Stuebner <heiko@sntech.de>

...

This commit is contained in:

Xing Zheng 2016-05-25 16:51:56 +08:00 • committed by Heiko Stuebner

parent 1a695a905c

commit 26e0ee1c62

1 changed files with 9 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

9

drivers/clk/rockchip/clk-rk3399.c

View file