drm/amd/display: fix dcn3.1x mode validation on high bandwidth config

Browse source

[why]
1. correct dram_channel_width (was hard coded to 4 for 32bit)
2. use dm's is_hvm_enable status flag for hostvm_en input for dml.
3. add a function to override to all dcn3.1x.

Reviewed-by: Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com>
Acked-by: Tom Chung <chiahsuan.chung@amd.com>
Signed-off-by: Charlene Liu <Charlene.Liu@amd.com>
Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

...

This commit is contained in:

Charlene Liu 2022-11-02 12:13:43 -04:00 • committed by Alex Deucher

parent 5b8f9deaf3

commit 27142312c8

9 changed files with 90 additions and 19 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

4

drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/dcn31_clk_mgr.c

View file

1

drivers/gpu/drm/amd/display/dc/clk_mgr/dcn316/dcn316_clk_mgr.c

View file

33

drivers/gpu/drm/amd/display/dc/dcn31/dcn31_resource.c

View file

3

drivers/gpu/drm/amd/display/dc/dcn315/dcn315_resource.c

View file

3

drivers/gpu/drm/amd/display/dc/dcn316/dcn316_resource.c

View file

4

drivers/gpu/drm/amd/display/dc/dml/dcn31/dcn31_fpu.h

View file

54

drivers/gpu/drm/amd/display/dc/dml/dcn31/display_mode_vba_31.c

View file

5

drivers/gpu/drm/amd/display/dc/dml/dcn314/dcn314_fpu.c

View file

2

drivers/gpu/drm/amd/display/dc/dml/dcn314/display_mode_vba_314.c

View file