KVM: x86/pmu: Support full width counting

Browse source

Intel CPUs have a new alternative MSR range (starting from MSR_IA32_PMC0)
for GP counters that allows writing the full counter width. Enable this
range from a new capability bit (IA32_PERF_CAPABILITIES.FW_WRITE[bit 13]).

The guest would query CPUID to get the counter width, and sign extends
the counter values as needed. The traditional MSRs always limit to 32bit,
even though the counter internally is larger (48 or 57 bits).

When the new capability is set, use the alternative range which do not
have these restrictions. This lowers the overhead of perf stat slightly
because it has to do less interrupts to accumulate the counter value.

Signed-off-by: Like Xu <like.xu@linux.intel.com>
Message-Id: <20200529074347.124619-3-like.xu@linux.intel.com>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>

...

This commit is contained in:

Like Xu 2020-05-29 15:43:45 +08:00 • committed by Paolo Bonzini

parent cbd717585b

commit 27461da310

6 changed files with 66 additions and 5 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

1

arch/x86/include/asm/kvm_host.h

View file

2

arch/x86/kvm/cpuid.c

View file

11

arch/x86/kvm/vmx/capabilities.h

View file

52

arch/x86/kvm/vmx/pmu_intel.c

View file

3

arch/x86/kvm/vmx/vmx.c

View file

2

arch/x86/kvm/x86.c

View file