drm/i915/mtl: Add gsi_offset when emitting aux table invalidation

Browse source

The aux table invalidation registers are a bit unique --- they're
engine-centric registers that reside in the GSI register space rather
than within the engines' regular MMIO ranges.  That means that when
issuing invalidation on engines in the standalone media GT, the GSI
offset must be added to the regular MMIO offset for the invalidation
registers.

Cc: Aravind Iddamsetty <aravind.iddamsetty@intel.com>
Signed-off-by: Matt Roper <matthew.d.roper@intel.com>
Reviewed-by: Aravind Iddamsetty <aravind.iddamsetty@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20220906234934.3655440-12-matthew.d.roper@intel.com
Signed-off-by: Joonas Lahtinen <joonas.lahtinen@linux.intel.com>

...

This commit is contained in:

Matt Roper 2022-09-06 16:49:31 -07:00 • committed by Joonas Lahtinen

parent eefac38ac4

commit 29063c6a6a

3 changed files with 18 additions and 9 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

15

drivers/gpu/drm/i915/gt/gen8_engine_cs.c

View file

3

drivers/gpu/drm/i915/gt/gen8_engine_cs.h

View file

9

drivers/gpu/drm/i915/gt/intel_lrc.c

View file