KVM: selftests: Validate more arch-events in pmu_counters_test

Browse source

Add support for 5 new architectural events (4 topdown level 1 metrics
events and LBR inserts event) that will first show up in Intel's
Clearwater Forest CPUs.  Detailed info about the new events can be found
in SDM section 21.2.7 "Pre-defined Architectural  Performance Events".

Signed-off-by: Dapeng Mi <dapeng1.mi@linux.intel.com>
Tested-by: Yi Lai <yi1.lai@intel.com>
[sean: drop "unavailable_mask" changes]
Tested-by: Dapeng Mi <dapeng1.mi@linux.intel.com>
Link: https://lore.kernel.org/r/20250919214648.1585683-5-seanjc@google.com
Signed-off-by: Sean Christopherson <seanjc@google.com>

...

This commit is contained in:

Dapeng Mi 2025-09-19 14:46:47 -07:00 • committed by Sean Christopherson

parent 1fcd3053aa

commit 2922b59588

4 changed files with 29 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

10

tools/testing/selftests/kvm/include/x86/pmu.h

View file

7

tools/testing/selftests/kvm/include/x86/processor.h

View file

5

tools/testing/selftests/kvm/lib/x86/pmu.c

View file

8

tools/testing/selftests/kvm/x86/pmu_counters_test.c

View file