drm/i915/lt_phy: Enable dpll framework for xe3plpd

Browse source

xe3plpd platform is supported by dpll framework remove a separate
check for hw comparison and rely solely on dpll framework
hw comparison.

Finally, all required hooks are now in place so initialize
PLL manager for xe3plpd platform and remove the redirections
to the legacy code paths for clock enable/disable as well as
state mismatch checks that are no longer needed.

Signed-off-by: Mika Kahola <mika.kahola@intel.com>
Reviewed-by: Suraj Kandpal <suraj.kandpal@intel.com>
Link: https://patch.msgid.link/20260312101415.2669387-1-mika.kahola@intel.com

...

This commit is contained in:

Mika Kahola 2026-03-12 10:14:15 +00:00

parent 35349695ad

commit 29b37427cd

4 changed files with 6 additions and 35 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

drivers/gpu/drm/i915/display/intel_ddi.c

View file

31

drivers/gpu/drm/i915/display/intel_display.c

View file

7

drivers/gpu/drm/i915/display/intel_dpll_mgr.c

View file

1

drivers/gpu/drm/i915/display/intel_lt_phy.c

View file