clk: ingenic/jz4740: Fix incorrect dividers for main clocks

The main clocks (cclk, hclk, pclk, mclk, lcd) were using
incorrect dividers, and thus reported an incorrect rate.

Signed-off-by: Paul Cercueil <paul@crapouillou.net>
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
This commit is contained in:
Paul Cercueil 2019-05-02 23:24:59 +02:00 • committed by Stephen Boyd
commit 2a1a703635