drm/fsl-dcu: use bus_flags for pixel clock polarity

Browse source

The drivers current default configuration drives the pixel data
on rising edge of the pixel clock. However, most display sample
data on rising edge... This leads to color shift artefacts visible
especially at edges.

This patch changes the relevant defines to be useful and actually
set the bits, and changes pixel clock polarity to drive the pixel
data on falling edge by default. The patch also adds an explicit
pixel clock polarity flag to the display introduced with the driver
(NEC WQVGA "nec,nl4827hc19-05b") using the new bus_flags field to
retain the initial behavior.

Signed-off-by: Stefan Agner <stefan@agner.ch>

...

This commit is contained in:

Stefan Agner 2016-02-08 12:50:13 -08:00

parent f0aa08387b

commit 2c80661d2e

3 changed files with 9 additions and 3 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

5

drivers/gpu/drm/fsl-dcu/fsl_dcu_drm_crtc.c

View file

4

drivers/gpu/drm/fsl-dcu/fsl_dcu_drm_drv.h

View file

3

drivers/gpu/drm/panel/panel-simple.c

View file