clk: tegra: Changes for v6.20-rc1

Browse source

This series updates the Tegra clock driver to improve hardware support
 and code correctness. Key changes include fixing camera and display
 clock hierarchies for Tegra20/30 (adding CSI pad gates, reparenting
 DSI/CSUS), resolving a memory leak in the Tegra124 EMC driver, and
 optimizing system suspend/resume callbacks to remove redundant runtime
 PM overhead.
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAmlsj9AACgkQ3SOs138+
 s6EN7w//dYLyM/NEnwmFYs+8TaGJ0VfxTrhs9W3N55E2Q3NPmQ3m4GbBe7IXM2W3
 5LnNPwEdCgqadhUbFSCj+0APchm42xIEJNa96VaPEb91NWVUk73WVN1SWctdwyC5
 DV6e8fhsgOCv0sI5DpkJ8qOBms3vq0LiIVSCXXjFrUiYF95XAGEENKRHHNj3I7tb
 Nh3/DjQ95xohbCJxJ8D1KWkZi81LSET3nLO4GSxBHqg/7Hb3dbnRQYK5nnG2QUnk
 eEbnTr2Nn7MFl04Wp50tor5TTi4levCNfYoU+Gw3KuL+KkmrMgf75mzRDpmD+0h/
 KDYqOILwVZVjJdmz02tvrZ5E//MxkCpgeG42k2Kq7Rk2ECXQu6MF0NfUyu+miVVS
 tjZ+cQJnMRTXpd3dog5vYdcwNSiHitLtVWmPCj8LACFLZQxjfvwYFBiQbeZXdnts
 7WjZ8IcUybRf3KLXwpqZLXfiYjky6GVpo8YRag1IrzsIf6AQLRFfVoOIbw9ToGrY
 SUht6ljmCfoxP0KzcySXxg9gdNWCCnZCfOOss+I7rT4lSGPRwWLxlEaVTFR7fFGm
 Z87hdH7nS9Zzq3/uorXyCCUoQovAuxyb8H+xv3FSnqX2e4reMk66/mASiyAGaltK
 Hs1EKrvhfmxm81q2JAALQbQ8eaaUWa1cK2ad7tGUmX6pDSI7dZg=
 =HyTR
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQJIBAABCAAyFiEE9L57QeeUxqYDyoaDrQKIl8bklSUFAmlxJiAUHHN3Ym95ZEBj
 aHJvbWl1bS5vcmcACgkQrQKIl8bklSWNKRAA1AB4NDDoCvLkB7VKwfY8U/102Plj
 aXkoBPJj0E7zMEBPFmLqbv4K3zh/gdSjBAR55kZYWYRzScUwH4JI/HK/o7OEsa/b
 ndhePL7ehuVIni3Ga9+70Zh940LcRftRCfOYqs87Zxta74wvl5sopdHnooHuZODS
 LMOzylOMDKQvJtsrpvq47cGdU+e0Gsw1h6XCS+T2B3qMhU0LpSRIMtmuwiwoVM5k
 2YBWHb7gP/dXkSd58o3K8KKVPiQn2+7PlTdhoatjO4p7errLA1QZHFzqpJ4WiWnb
 Wpav4z5Uq5vWxlo481hRpkbgvewi3DGnbw0pM2EXLYDn4XKwEbKItGI698OJN3EB
 GMXti5wnx49f4XYSBBSn+UDFlgF9FvyQ7bnuylwCUZxuvjnNZBkil8Ar97lmrGRf
 0owptxV6jNmS/8Sfp/N/hYv+WW2qyleMV9fg+FHa5/x0tzLfxko5hxjaf/tI7b6l
 W6L4cJYJwTHUf2nN+C9/tBVIBlNI6jrJSYtFR0fPGu5BbK179nJY70jQS6A2usEP
 0kwuJl0XwZ4Hh5Pvhb6C8w1M6lnZhlKw7WHycZb1BGJOuVoRr1TuTzJJXz46eKzl
 KpP7GCTNY0v3nlcElI56GctOhoSj/BEdQ8IKtN+AWVJmctLMX6roLoSnwozsMJJu
 EImeu0e9TSqrsGE=
 =Nh6Y
 -----END PGP SIGNATURE-----

Merge tag 'for-6.20-clk' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into clk-tegra

Pull Tegra clk driver updates from Thierry Reding:

This series updates the Tegra clock driver to improve hardware support
and code correctness. Key changes include fixing camera and display
clock hierarchies for Tegra20/30 (adding CSI pad gates, reparenting
DSI/CSUS), resolving a memory leak in the Tegra124 EMC driver, and
optimizing system suspend/resume callbacks to remove redundant runtime
PM overhead.

* tag 'for-6.20-clk' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux:
  clk: tegra30: Add CSI pad clock gates
  clk: tegra: Set CSUS as vi_sensor's gate for Tegra20, Tegra30 and Tegra114
  clk: tegra20: Reparent dsi clock to pll_d_out0
  clk: tegra: tegra124-emc: Simplify with scoped for each OF child loop
  clk: tegra: Adjust callbacks in tegra_clock_pm
  clk: tegra: tegra124-emc: Fix potential memory leak in tegra124_clk_register_emc()

...

This commit is contained in:

Stephen Boyd 2026-01-21 11:16:11 -08:00

parent 8f0b4cce44 e897e86711

commit 2d4235b189

5 changed files with 56 additions and 18 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

13

drivers/clk/tegra/clk-device.c

View file

7

drivers/clk/tegra/clk-tegra114.c

View file

8

drivers/clk/tegra/clk-tegra124-emc.c

View file

26

drivers/clk/tegra/clk-tegra20.c

View file

20

drivers/clk/tegra/clk-tegra30.c

View file