dt-bindings: fpga: add compatible value to Stratix10 SoC FPGA manager binding

Browse source

Add a compatible property value to Stratix10 SoC FPGA manager binding file

Signed-off-by: Richard Gong <richard.gong@intel.com>
Acked-by: Rob Herring <robh@kernel.org>
Signed-off-by: Moritz Fischer <mdf@kernel.org>

...

This commit is contained in:

Richard Gong 2020-02-14 10:00:46 -06:00 • committed by Moritz Fischer

parent a1d1f5d490

commit 2e00dd1bd6

1 changed files with 2 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

3

Documentation/devicetree/bindings/fpga/intel-stratix10-soc-fpga-mgr.txt

View file