drm/amd/display: update dpp/disp clock from smu clock table

Browse source

[Why]
The reason some high-resolution monitors fail to display properly
is that this platform does not support sufficiently high DPP and
DISP clock frequencies

[How]
Update DISP and DPP clocks from the smu clock table then DML can
filter these mode if not support.

Reviewed-by: Nicholas Kazlauskas <nicholas.kazlauskas@amd.com>
Signed-off-by: Paul Hsieh <Paul.Hsieh@amd.com>
Signed-off-by: Roman Li <roman.li@amd.com>
Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

...

This commit is contained in:

Paul Hsieh 2025-07-23 11:51:42 +08:00 • committed by Alex Deucher

parent 6d31602a9f

commit 2e72fdba8a

2 changed files with 33 additions and 3 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

16

drivers/gpu/drm/amd/display/dc/clk_mgr/dcn301/vg_clk_mgr.c

View file

20

drivers/gpu/drm/amd/display/dc/dml/dcn301/dcn301_fpu.c

View file