ARM: tegra: set up the correct L2 data RAM latency for Cortex-A15

Browse source

When there is a cluster power down cycle in suspend, we need to set up
the correct L2 RAM data RAM latency to make L2 cache work correctly. This
is only needed for cluster 0 and needs to be done in tegra_resume before
the cache is enabled.

Signed-off-by: Joseph Lo <josephl@nvidia.com>
Signed-off-by: Stephen Warren <swarren@nvidia.com>

...

This commit is contained in:

Joseph Lo 2013-07-03 17:50:39 +08:00 • committed by Stephen Warren

parent ac2527bfc2

commit 2f5aaa3d27

2 changed files with 23 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

1

arch/arm/mach-tegra/reset-handler.S

View file

22

arch/arm/mach-tegra/sleep.S

View file