RISC-V: KVM: add 'vlenb' Vector CSR

Browse source

Userspace requires 'vlenb' to be able to encode it in reg ID. Otherwise
it is not possible to retrieve any vector reg since we're returning
EINVAL if reg_size isn't vlenb (see kvm_riscv_vcpu_vreg_addr()).

Signed-off-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Reviewed-by: Anup Patel <anup@brainfault.org>
Signed-off-by: Anup Patel <anup@brainfault.org>

...

This commit is contained in:

Daniel Henrique Barboza 2023-12-05 14:45:08 -03:00 • committed by Anup Patel

parent 197bd237b6

commit 2fa290372d

1 changed files with 15 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

15

arch/riscv/kvm/vcpu_vector.c

View file