clk: mediatek: add clock support for MT7622 SoC

Browse source

Add all supported clocks exported from every susbystem found on MT7622 SoC
such as topckgen, apmixedsys, infracfg, pericfg , pciessys, ssusbsys,
ethsys and audsys.

Signed-off-by: Chen Zhong <chen.zhong@mediatek.com>
Signed-off-by: Sean Wang <sean.wang@mediatek.com>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>

...

This commit is contained in:

Sean Wang 2017-10-05 11:50:24 +08:00 • committed by Stephen Boyd

parent bda921fad5

commit 2fc0a509e4

6 changed files with 1334 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

30

drivers/clk/mediatek/Kconfig

View file

4

drivers/clk/mediatek/Makefile

View file

195

drivers/clk/mediatek/clk-mt7622-aud.c

View file

156

drivers/clk/mediatek/clk-mt7622-eth.c

View file

169

drivers/clk/mediatek/clk-mt7622-hif.c

View file

780

drivers/clk/mediatek/clk-mt7622.c

View file