soc: amlogic: meson-gx-pwrc-vpu: Fix power on/off register bitmask

Browse source

The register bitmask to power on/off the VPU memories was incorectly set
to 0x2 instead of 0x3. While still working, let's use the recommended
vendor value instead.

Fixes: 75fcb5ca4b ("soc: amlogic: add Meson GX VPU Domains driver")
Signed-off-by: Neil Armstrong <narmstrong@baylibre.com>
Signed-off-by: Kevin Hilman <khilman@baylibre.com>

...

This commit is contained in:

Neil Armstrong 2019-04-01 09:48:01 +02:00 • committed by Kevin Hilman

parent fdda0a6adc

commit 2fe3b4bbc9

1 changed files with 4 additions and 4 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

8

drivers/soc/amlogic/meson-gx-pwrc-vpu.c

View file