coresight: tmc-etr: Allocate and free ETR memory buffers for CPU-wide scenarios

Browse source

This patch uses the PID of the process being traced to allocate and free
ETR memory buffers for CPU-wide scenarios.  The implementation is tailored
to handle both N:1 and 1:1 source/sink HW topologies.

Signed-off-by: Mathieu Poirier <mathieu.poirier@linaro.org>
Tested-by: Leo Yan <leo.yan@linaro.org>
Tested-by: Robert Walker <robert.walker@arm.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>

...

This commit is contained in:

Mathieu Poirier 2019-04-25 13:53:07 -06:00 • committed by Greg Kroah-Hartman

parent c5ff734462

commit 3147da92a8

1 changed files with 104 additions and 3 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

107

drivers/hwtracing/coresight/coresight-tmc-etr.c

View file