Improve the clocks for the rk3568 display outputs (parenting, pll-rates),

use of_device_get_match_data() instead of open-coding on rk3568
 and reintroduce the expected fractional-divider behaviour that disappeared
 with the addition of CLK_FRAC_DIVIDER_POWER_OF_TWO_PS.
 -----BEGIN PGP SIGNATURE-----
 
 iQFEBAABCAAuFiEE7v+35S2Q1vLNA3Lx86Z5yZzRHYEFAmIX/6wQHGhlaWtvQHNu
 dGVjaC5kZQAKCRDzpnnJnNEdgQhMB/43sXKOWdXJF5SRjBlbvqH+OHw0oDL+20ob
 HLofUvvlMlEvPcndUYtaVMweEDCJllHiqhSQ8uPgYScR/8+xVLArY9OVTqTI88Qx
 lW9cDzcRrTSO8N/buAvEygqkyXQA5tG2fASKNGKAZ95YIOMU3gO/PTBcflbE0Iy0
 8b1CvKrWuJp6PRla2YY1pePnV0eJFh/iP7Z9wZVBwf0YmzJ8dSmUVTyK7Q7SqnGQ
 /GxXisqRSMMgP1BH3HyDjXJyjSpfYNe3jPRtr+pIkWia+uLU8Zc7DRWFeObx6iTr
 23Mg+ycrc5jzbeJYi5EwPuO3OLRXb7qR+v3nHRLNzXdjWEtw4NfK
 =gHrL
 -----END PGP SIGNATURE-----

Merge tag 'v5.18-rockchip-clk1' of git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip into clk-rockchip

Pull Rockchip clk driver updates from Heiko Stuebner:

 - Improve the clocks for the rk3568 display outputs (parenting, pll-rates)
 - Use of_device_get_match_data() instead of open-coding on rk3568
 - Reintroduce the expected fractional-divider behaviour that disappeared
   with the addition of CLK_FRAC_DIVIDER_POWER_OF_TWO_PS

* tag 'v5.18-rockchip-clk1' of git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip:
  clk: rockchip: re-add rational best approximation algorithm to the fractional divider
  clk/rockchip: Use of_device_get_match_data()
  clk: rockchip: Add CLK_SET_RATE_PARENT to the HDMI reference clock on rk3568
  clk: rockchip: drop CLK_SET_RATE_PARENT from dclk_vop* on rk3568
  clk: rockchip: Add more PLL rates for rk3568
This commit is contained in:
Stephen Boyd 2022-03-09 10:47:28 -08:00
commit 328212de9f
2 changed files with 15 additions and 8 deletions