clk: tegra: Add interface to enable hardware control of SATA/XUSB PLLs

Browse source

On Tegra210, hardware control of the SATA and XUSB pad PLLs must be
done during the UPHY enable sequence rather than the PLLE enable
sequence.  Export functions to do this so that hardware control can
be enabled from the XUSB padctl driver.

Signed-off-by: Andrew Bresticker <abrestic@chromium.org>
Signed-off-by: Rhyland Klein <rklein@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>

...

This commit is contained in:

Andrew Bresticker 2015-06-18 17:28:40 -04:00 • committed by Thierry Reding

parent f55532a0c0

commit 3358d2d9f4

2 changed files with 63 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

5

include/linux/clk/tegra.h

View file