clk: mvebu: Expand mv98dx3236-core-clock support

Browse source

The initial implementation in commit e120c17a70 ("clk: mvebu: support
for 98DX3236 SoC") hardcoded a fixed value for the main PLL frequency.
Port code from the Marvell supplied Linux kernel to support different
PLL frequencies and provide clock gating support.

Signed-off-by: Chris Packham <chris.packham@alliedtelesis.co.nz>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>

...

This commit is contained in:

Chris Packham 2017-02-08 09:28:15 +13:00 • committed by Stephen Boyd

parent 48239135dd

commit 3370726042

3 changed files with 181 additions and 14 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

2

drivers/clk/mvebu/Makefile

View file

13

drivers/clk/mvebu/armada-xp.c

View file

180

drivers/clk/mvebu/mv98dx3236.c

View file