phy: rockchip: samsung-hdptx: Compute clk rate from PLL config

Browse source

Improve ->recalc_rate() callback of hdptx_phy_clk_ops to calculate the
initial clock rate based on the actual PHY PLL configuration as
retrieved from the related hardware registers.

Signed-off-by: Cristian Ciocaltea <cristian.ciocaltea@collabora.com>
Link: https://patch.msgid.link/20260113-phy-hdptx-frl-v6-7-8d5f97419c0b@collabora.com
Signed-off-by: Vinod Koul <vkoul@kernel.org>

...

This commit is contained in:

Cristian Ciocaltea 2026-01-13 01:20:54 +02:00 • committed by Vinod Koul

parent df74a964e4

commit 3481fc04d9

1 changed files with 90 additions and 1 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

91

drivers/phy/rockchip/phy-rockchip-samsung-hdptx.c

View file