x86/cacheinfo: Move AMD cache_disable_0/1 handling to separate file

Browse source

Parent commit decoupled amd_northbridge out of _cpuid4_info_regs, where
it was merely "parked" there until ci_info_init() can store it in the
private pointer of the <linux/cacheinfo.h> API.

Given that decoupling, move the AMD-specific L3 cache_disable_0/1 sysfs
code from the generic (and already extremely convoluted) x86/cacheinfo
code into its own file.

Compile the file only if CONFIG_AMD_NB and CONFIG_SYSFS are both
enabled, which mirrors the existing logic.

Signed-off-by: Ahmed S. Darwish <darwi@linutronix.de>
Signed-off-by: Ingo Molnar <mingo@kernel.org>
Cc: H. Peter Anvin <hpa@zytor.com>
Cc: Linus Torvalds <torvalds@linux-foundation.org>
Link: https://lore.kernel.org/r/20250324133324.23458-14-darwi@linutronix.de

...

This commit is contained in:

Ahmed S. Darwish 2025-03-24 14:33:08 +01:00 • committed by Ingo Molnar

parent c58ed2d4da

commit 365e960d29

4 changed files with 313 additions and 298 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download patch file Download diff file Expand all files Collapse all files

3

arch/x86/kernel/cpu/Makefile

View file

301

arch/x86/kernel/cpu/amd_cache_disable.c

View file

298

arch/x86/kernel/cpu/cacheinfo.c

View file

9

arch/x86/kernel/cpu/cpu.h

View file